Nexperia 74HCT573D,652 8-Bit Latch, Transparent, 3 State, 20-Pin SOIC
- RS Stock No.:
- 124-2269
- Mfr. Part No.:
- 74HCT573D,652
- Manufacturer:
- Nexperia
Currently unavailable
We don't know if this item will be back in stock, RS intend to remove it from our range soon.
- RS Stock No.:
- 124-2269
- Mfr. Part No.:
- 74HCT573D,652
- Manufacturer:
- Nexperia
Specifications
Technical data sheets
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
|---|---|---|
| Brand | Nexperia | |
| Product Type | Latch | |
| Logic Family | HCT | |
| Latch Mode | Transparent | |
| Logic Function | D Type | |
| Number of Bits | 8 | |
| Number of Channels | 1 | |
| Output Type | 3 State | |
| Polarity | Non-Inverting | |
| Mount Type | Surface | |
| Package Type | SOIC | |
| Minimum Supply Voltage | 4.5V | |
| Pin Count | 20 | |
| Maximum Supply Voltage | 5.5V | |
| Minimum Operating Temperature | -40°C | |
| Maximum Propagation Delay Time @ CL | 45ns | |
| Maximum Operating Temperature | 125°C | |
| Length | 13mm | |
| Height | 2.45mm | |
| Width | 7.6 mm | |
| Standards/Approvals | JEDEC No. 7A | |
| Automotive Standard | No | |
| Select all | ||
|---|---|---|
Brand Nexperia | ||
Product Type Latch | ||
Logic Family HCT | ||
Latch Mode Transparent | ||
Logic Function D Type | ||
Number of Bits 8 | ||
Number of Channels 1 | ||
Output Type 3 State | ||
Polarity Non-Inverting | ||
Mount Type Surface | ||
Package Type SOIC | ||
Minimum Supply Voltage 4.5V | ||
Pin Count 20 | ||
Maximum Supply Voltage 5.5V | ||
Minimum Operating Temperature -40°C | ||
Maximum Propagation Delay Time @ CL 45ns | ||
Maximum Operating Temperature 125°C | ||
Length 13mm | ||
Height 2.45mm | ||
Width 7.6 mm | ||
Standards/Approvals JEDEC No. 7A | ||
Automotive Standard No | ||
- COO (Country of Origin):
- TH
The 74HC573, 74HCT573 is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on OE causes the outputs to assume a high-impedance OFF-state.
Mixed 5 V and 3.3 V applications
Save board space
Low cost interface solutions
Improved signal integrity for complex layouts
Wide supply voltage range
Low propagation delay
Overvoltage tolerant
Source termination
Low input threshold
CMOS low power
Key applications
Memory controllers
Backplane interfaces
Related links
- Nexperia 74HC373D Transparent D Type 20-Pin SOIC
- Nexperia 74HC573D Transparent D Type 20-Pin SOIC
- Nexperia 74HCT573D Transparent D Type 20-Pin SOIC
- Nexperia 74HC373PW Transparent D Type 20-Pin TSSOP
- Nexperia 74HCT573PW Transparent D Type 20-Pin TSSOP
- Nexperia 74LVT573PW Transparent D Type 20-Pin TSSOP
- onsemi MC74AC573DWG 8bit-Bit Latch 3 State, 20-Pin SOIC
- onsemi MC74HC373ADWG 8bit-Bit Latch 3 State, 20-Pin SOIC