Cypress Semiconductor CY2304SXI-1 PLL Clock Buffer 8-Pin SOIC

Technical data sheets
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

The CY2304 is a 3.3 V zero delay buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom, and other high performance applications. The part has an on-chip phase-locked loop (PLL) that locks to an input clock presented on the REF pin. The PLL feedback is required to be driven into the FBK pin, and can be obtained from one of the outputs. The input-to-output skew is guaranteed to be less than 250 ps, and output-to-output skew is guaranteed to be less than 200 ps. The CY2304 has two banks of two outputs each. The CY2304 PLL enters a power down state when there are no rising edges on the REF input. In this mode, all outputs are three-stated and the PLL is turned off, resulting in less than 25 μA of current draw. Multiple CY2304 devices can accept the same input clock and distribute it in a system. In this case, the skew between the outputs of two devices is guaranteed to be less than 500 ps. The CY2304 is available in two different configurations.

Attribute Value
Number of Elements per Chip 1
Maximum Supply Current 45 mA
Maximum Input Frequency 133MHz
Mounting Type Surface Mount
Package Type SOIC
Pin Count 8
Dimensions 4.97 x 3.98 x 1.47mm
Length 4.97mm
Width 3.98mm
Height 1.47mm
Maximum Operating Supply Voltage 3.6 V
Maximum Operating Temperature +85 °C
Maximum Output Frequency 133.3MHz
Minimum Operating Supply Voltage 3 V
Minimum Operating Temperature -40 °C
Minimum Output Frequency 10MHz
Temporarily out of stock - back order for despatch 15-01-2021, delivery within 2 working days
Unit of sale: Each (In a Tube of 97)
(exc. VAT)
(inc. VAT)
Per unit
Per Tube*
97 - 194
291 - 485
582 - 970
1067 +
*price indicative