Microchip, 8bit PIC, PIC18 Microcontroller, 64MHz, 32 kB Flash, 28-Pin SOIC

Bulk discount available

Subtotal (1 tube of 27 units)*

€43.092

(exc. VAT)

€53.001

(inc. VAT)

Add to Basket
Select or type quantity
In Stock
  • 108 unit(s) ready to ship from another location
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per unit
Per Tube*
27 - 81€1.596€43.09
108 +€1.475€39.83

*price indicative

RS Stock No.:
146-3403
Mfr. Part No.:
PIC18F25K42-I/SO
Manufacturer:
Microchip
Find similar products by selecting one or more attributes.
Select all

Brand

Microchip

Family Name

PIC18

Package Type

SOIC

Mounting Type

Surface Mount

Pin Count

28

Device Core

PIC

Data Bus Width

8bit

Program Memory Size

32 kB

Maximum Frequency

64MHz

RAM Size

2.048 kB

USB Channels

0

Number of PWM Units

1 x 10 bit

Number of SPI Channels

1

Number of CAN Channels

0

Typical Operating Supply Voltage

2.3 → 5.5 V

Number of USART Channels

0

Number of UART Channels

2

Number of I2C Channels

2

Maximum Operating Temperature

+85 °C

Maximum Number of Ethernet Channels

0

Instruction Set Architecture

RISC

Program Memory Type

Flash

Pulse Width Modulation

1 (4 x 10 bit)

Dimensions

17.9 x 10.3 x 2.35mm

Width

10.3mm

Height

2.35mm

Number of Ethernet Channels

0

Minimum Operating Temperature

-40 °C

Number of PCI Channels

0

Number of ADC Units

1

Length

17.9mm

ADCs

24 x 12 bit

Number of LIN Channels

0

PIC18(L)FxxK42 MCUs integrate a rich set of core independent peripherals, intelligent analog peripherals and large Flash/RAM/EEPROM memories. These 28-, 40- and 48-pin devices also offer a host of low power features, performance improvements and design flexibility options that easily and rapidly enable the complex set of functions required by many of today's embedded control applications.

Vectored Interrupt (VI) capability - Faster interrupt response time

Programmable single or dual priority

Two level hardware context saving

Direct Memory Access (DMA) controllers

Eliminates need for CPU involvement in data transfers

Access to all memory spaces and peripherals

Flexible source and destination message sizes

Programmable DMA priority

Related links