ISSI IS42S32400J-6BLI SDRAM 128 MB Surface Mount, 90-Pin 32 bit BGA
- RS Stock No.:
- 648-081
- Mfr. Part No.:
- IS42S32400J-6BLI
- Manufacturer:
- ISSI
Subtotal (1 unit)*
€3.72
(exc. VAT)
€4.58
(inc. VAT)
Stock information currently inaccessible - Please check back later
Units | Per unit |
|---|---|
| 1 + | €3.72 |
*price indicative
- RS Stock No.:
- 648-081
- Mfr. Part No.:
- IS42S32400J-6BLI
- Manufacturer:
- ISSI
Specifications
Technical data sheets
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
|---|---|---|
| Brand | ISSI | |
| Memory Size | 128MB | |
| Product Type | SDRAM | |
| Organisation | 1M bit | |
| Data Bus Width | 32bit | |
| Address Bus Width | 12bit | |
| Maximum Clock Frequency | 166MHz | |
| Maximum Random Access Time | 6ns | |
| Mount Type | Surface Mount | |
| Package Type | BGA | |
| Pin Count | 90 | |
| Minimum Operating Temperature | -40°C | |
| Maximum Operating Temperature | 85°C | |
| Standards/Approvals | RoHS | |
| Series | IS42S32400J | |
| Maximum Supply Voltage | 3.6V | |
| Automotive Standard | No | |
| Supply Current | 120mA | |
| Minimum Supply Voltage | 3V | |
| Select all | ||
|---|---|---|
Brand ISSI | ||
Memory Size 128MB | ||
Product Type SDRAM | ||
Organisation 1M bit | ||
Data Bus Width 32bit | ||
Address Bus Width 12bit | ||
Maximum Clock Frequency 166MHz | ||
Maximum Random Access Time 6ns | ||
Mount Type Surface Mount | ||
Package Type BGA | ||
Pin Count 90 | ||
Minimum Operating Temperature -40°C | ||
Maximum Operating Temperature 85°C | ||
Standards/Approvals RoHS | ||
Series IS42S32400J | ||
Maximum Supply Voltage 3.6V | ||
Automotive Standard No | ||
Supply Current 120mA | ||
Minimum Supply Voltage 3V | ||
The ISSI 128Mb SDRAM is a high speed CMOS, dynamic random-access memory designed to operate in 3.3V VDD and 3.3V VDDQ memory systems containing 134,217,728 bits. Internally configured as a quad-bank DRAM with a synchronous interface. Each 33,554,432-bit bank is organized as 4,096 rows by 256 columns by 32 bits. All signals are registered on the positive edge of the clock signal, CLK. All inputs and outputs are LVTTL compatible. The 128Mb SDRAM has the Ability to synchronously burst data at a high data rate with automatic column-address generation, the Ability to interleave between internal banks to hide recharge time and the capAbility to randomly change column addresses on each clock cycle during burst access.
Auto Refresh (CBR)
Self Refresh
LVTTL Interface
Random column address every clock cycle